An FPGA Based Single Phase Multilevel Inverter

##plugins.themes.academic_pro.article.main##

G. Sasi Kumar
Sourav Bhalotia
Harish Pappu

Abstract

This work presents a new multilevel inverter topology using an H-bridge with bidirectional auxiliary switch, eight diodes and two capacitors to get five level ac output. It presents an FPGA based gate signal generator for multilevel inverter to control its output voltage. The XILINX FPGA based multilevel inverter is chosen for the hardware implementation of switching strategy mainly due to its high computation speed that can ensure the accuracy of the instants that gating signals are generated. Spartan 6 board is used to get hardware output and these results are validated with simulated results.

##plugins.themes.academic_pro.article.details##

How to Cite
Sasi Kumar, G., Bhalotia, S., & Pappu, H. (2016). An FPGA Based Single Phase Multilevel Inverter. Power Research - A Journal of CPRI, 693–699. Retrieved from https://node6473.myfcloud.com/~geosocin/CPRI/index.php/pr/article/view/161

References

  1. J. Rodriguez, J.-S. Lai, and F. Z. Peng, “Multi-level inverter: a survey of topologies, controls, and applications,” IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 724–738, Aug. 2002.
  2. Er. Mamatha Sandhu *, Dr.Tilak Thakur “Multilevel Inverters: Literature Survey – Topologies, Control Techniques & Applications of Renewable Energy Sources - Grid Integration” ISSN : 2248-9622, Vol. 4, Issue 3( Version 1), pp.644-652, March 2014
  3. Khomfoi and Leon M. Tolbert “Multilevel Power Converters”. -The University of Tennessee
  4. S. Brown, “FPGA architectural research: a survey,” IEEE Design & Test of Computer Magazine, Vol. 13, pp. 9-15, 1996.
  5. P. Pirsch, N. Demassieux., W. Gehrke., “VLSI Architectures for Video Compression – a survey,” Proceedings of the IEEE, vol. 83, pp.220-246, Feb. 1995.
  6. R.X. Chen; L.G. Chen; L. Chen, “System design consideration for digital wheelchair controller,” IEEE Trans. Ind. Electron., Vol. 47, No 4, pp. 898-907, Aug. 2000.
  7. K. Sridharan, T.K. Priya, “The Design of a Hardware Accelerator for Real-Time Complete Visibility Graph Construction and Efficient FPGA Implementation,” Industrial Electronics, IEEE Trans. Ind. Electron., vol. 52, No 4, pp. 1185-1187, Aug. 2005.
  8. T.N. Chang, B. Cheng, P. Sriwilaijaroen, “Motion Control Firmware for High-Speed Robotic Systems,” IEEE Trans. Ind. Electron., Vol. 53, No 5, pp. 1713-1722, Oct. 2006.
  9. T.N. Chang, B. Cheng, P. Sriwilaijaroen, “Motion Control Firmware for High-Speed Robotic Systems,” IEEE Trans. Ind. Electron., Vol. 53, No 5, pp. 1713-1722, Oct. 2006.
  10. T.H.S. Li, C. Shih-Jie, C. Yi-Xiang, “Implementation of human-like driving skills by autonomous fuzzy behavior control on an FPGA based car-like mobile robot,” IEEE Trans. Ind. Electron., Vol. 50, No 5, pp. 867-880, Oct. 2003.
  11. M. Gabrick, R. Nicholson, F. Winters, B. Young, J. Patton, “FPGA Considerations for Automotive Applications,” in Proc. SAE Conf., CD-ROM, 2006.
  12. D.E. Johnson, K.S. Morgan, M.J. Wirthlin, M.P. Carey, P.S. Graham, “Persistent Errors in SRAM-based FPGAs,” in Proc. MAPL Conf., 2004, CD-ROM. No 2, pp. 407-414, April 2002.
  13. E. Monmasson, J.C. Hapiot, M. Granpierre, “A digital control system based on field programmable gate array for AC drives,” EPE Journal, Vol. 3, No 4, pp. 227-234, Nov. 1993.
  14. Andrew Mustun “An Introduction to Computer-Aided Design (CAD)”.
  15. “Introduction to Hardware Description Languages – I” Version 2 EE IIT, Kharagpur
  16. Chris Browy Glenn Gullikson Mark Indovina “A top-down approach to IC design”, integrated circuit design methodology guide guide Vo1.4, 2014
  17. “Using the ISE Design Tools for Spartan-3 Generation FPGAs” XAPP473 (v1.1) May 23, 2005
  18. ”FPGA synthesis and implementation (Xilinx design flow)” Submitted by ring0 on March 28, 2009
  19. Gerardo Ceglia, Víctor Guzmán, Carlos Sánchez, Fernando Ibáñez, Julio Walter, and María I. Giménez, “A New Simplified Multilevel Inverter Topology for DC–AC Conversion” IEEE trans on Power Electronics, Vol. 21, No. 5, September 2006